Interconnection length estimation for optimized standard cell layouts
نویسندگان
چکیده
In this paper, we present an accurate model for prediction of interconnection lengths for standard cell layouts. On the designs in our test suite the estimates are within 10% of the actual layouts. Our model abstracts the important features of placement, global rout ing and channel routing. The predicted results are obtained from analysis of the net list. No prior knowledge of the functionality of the design is used. Accurate prediction of interconnection length is useful for estimating the actual layout area, for evaluating the fit of a logic design to a fabrication technology, and for studying placement and routing algorithms.
منابع مشابه
Interconnection Analysis for Standard Cell
| We present an accurate model and procedures for predicting the common physical design characteristics of standard cell layouts (i.e., the interconnection length and the chip area). The predicted results are obtained from analysis of the net list only, that is, no prior knowledge of the functionality of the design is used. Random and optimized placements, global routing, and detailed routing a...
متن کاملAccurate Prediction of Physical Design Characteristics for I Random Logic
In this paper, we present an accurate model for prediction of physical desi n characteristics, such as interconnection lengths a n f layout areas, for standard cell layouts. This model produces accurate shape constraint functions (height versus width of the layout over a range of aspect ratios) by considering the lo ic design specification, the physical design process a n f the physical impleme...
متن کاملInterconnection analysis for standard cell layouts
We present an accurate model and procedures for predicting the common physical design characteristics of standard cell layouts i e the interconnection length and the chip area The predicted results are obtained from analysis of the net list only that is no prior knowledge of the functionality of the design is used Random and opti mized placements global routing and detailed routing are each abs...
متن کاملInterconnection Length Estimation During Hierarchical VLSI Design
A lognormal interconnection length distribution function is derived from a large number of VLSI layouts. The assumption of a Weibull distribution could not be confirmed. Hierarchical slicing trees are derived from structural descriptions of the sample systems by recursive partitioning. Using the earlier proposed area estimation results, a new model for interconnection length estimation based on...
متن کاملMultilayer VLSI Layout for Interconnection Networks
Current VLSI technology allows more than two wiring layers and the number is expected to rise in future. In this paper, we show that, by designing VLSI layouts directly for an L-layer model, the layout area for a variety of networks can be reduced by a factor of about L 2 2 compared to the layout area required under a 2-layer model, and the volume and maximum wire length can be reduced by a fac...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1989